

## Uni-directional ESD Protection Diode

### DESCRIPTIONS

The TESDL3V3U1051M5 is uni-directional ESD rated clamping cell to protect power interfaces, or one control line, or one low speed data line in an electronic system. It has been specifically designed to protect sensitive electronic components which are connected to power and control lines from over-voltage damage by Electrostatic Discharging (ESD), and Lightning.

TESDL3V3U1051M5 is a unique design which includes proprietary clamping cells in a small package.

During transient conditions, the proprietary clamping cells prevent over-voltage on the control/data/power lines, protecting any downstream components.

The TESDL3V3U1051M5 may be used to provide ESD protection up to  $\pm 30\text{kV}$  (contact and air discharge) according to IEC61000-4-2, and withstand peak pulse current up to 11.2A (8/20 $\mu\text{s}$ ) according to IEC61000-4-5.




### FEATURES

- ESD protect for 1 line with bidirectional
- Provide ESD protection for each channel to IEC 61000-4-2 (ESD)  $\pm 30\text{kV}$  (air),  $\pm 30\text{kV}$  (contact) IEC 61000-4-5 (Lightning) 11.2A (8/20us)
- Suitable for 3.3V and below, operating voltage applications
- Small package saves board space
- Protect one I/O line or one power line
- Fast response time
- Low leakage
- RoHS Compliant
- Halogen-Free according to IEC 61249-2-21

### APPLICATION

- Computers and peripherals
- Power supply protection
- Portable devices
- Notebooks, desktops, and servers



PACKAGE: SOD-523F	PIN CONFIGURATION		CIRCUIT DIAGRAM
			
	PIN 1	Cathode	
	PIN 2	Anode	

**ABSOLUTE MAXIMUM RATINGS** ( $T_A = 25^\circ\text{C}$  unless otherwise noted)

PARAMETER	SYMBOL	VALUE	UNIT
Peak pulse power ( $t_p = 8/20\mu\text{s}$ )	$P_{PK}$	158	W
Peak pulse current ( $t_p = 8/20\mu\text{s}$ )	$I_{PP}$	11.2	A
ESD according to IEC61000-4-2 air discharge	$V_{ESD}$	$\pm 30$	kV
ESD according to IEC61000-4-2 contact discharge		$\pm 30$	kV
Operating junction temperature range	$T_J$	-55 to +150	$^\circ\text{C}$
Storage temperature range	$T_{STG}$	-55 to +150	$^\circ\text{C}$

**ELECTRICAL SPECIFICATIONS** ( $T_A = 25^\circ\text{C}$  unless otherwise noted)

PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT
Reverse working voltage		$V_{RWM}$	-	-	3.3	V
Reverse breakdown voltage	$I_R = 1\text{mA}$ , $T_J = 25^\circ\text{C}$	$V_{BR}$	5	-	-	V
Reverse leakage current	$V_{RWM} = 3.3\text{V}$ , $T_J = 25^\circ\text{C}$	$I_R$	-	-	50	nA
Clamping voltage <sup>(1)</sup>	$I_{PP} = 5\text{A}$ , $t_p = 8/20\mu\text{s}$	$V_C$	-	8.4	-	V
	$I_{PP} = 11.2\text{A}$ , $t_p = 8/20\mu\text{s}$		-	-	14.1	V
Clamping voltage <sup>(2)</sup>	$I_{TLP} = 16\text{A}$ , $t_p = 100\text{ns}$	$V_{CL}$	-	11.3	-	V
Junction capacitance	1MHz, $V_R = 0\text{V}$	$C_J$	-	116	-	pF
Dynamic resistance <sup>(2)</sup>		$R_{DYN}$	-	0.24	-	$\Omega$

**Notes:**

- Non-repetitive current pulse, according to IEC61000-4-5.
- TLP parameter:  $Z_0 = 50\ \Omega$ ,  $t_p = 100\text{ns}$ ,  $t_r = 2\text{ns}$ , averaging window from 60ns to 80ns.  $R_{DYN}$  is calculated from 4A to 16A.



**ORDERING INFORMATION**

ORDERING CODE	PACKAGE	PACKING
TESDL3V3U1051M5 RKG	SOD-523F	3,000 / 7" Tape & Reel


**CHARACTERISTICS CURVES**

( $T_A = 25^\circ\text{C}$  unless otherwise noted)


**Fig.1 Peak Pulse Power vs. Junction Temperature**    **Fig.2 Non-Repetitive Peak Pulse Power vs. Pulse Time**




**Fig.3 Clamping Voltage vs. Peak Pulse Current**



**Fig.4 Capacitance vs. Reverse Voltage**




**Fig.5 TLP Curve**




**CHARACTERISTICS CURVES**

( $T_A = 25^\circ\text{C}$  unless otherwise noted)

**Fig.6 8/20 $\mu\text{s}$  pulse waveform**



**Fig.7 ESD pulse waveform**



**APPLICATION INFORMATION**


**Device Connection**

The TESDL3V3U1051M5 is designed to protect one line against system ESD Lightning pulses by clamping it to an acceptable reference. It provides bidirectional protection. The usage of the TESDL3V3U1051M5 is shown in Fig1. Protected line, such as data line, control line, or power line. In order to minimize parasitic inductance in the board traces, all path lengths connected to the pins of TESDL3V3U1051M5 should be kept as short as possible.

In order to obtain enough suppression of ESD induced transient, good circuit board is critical. Thus, the following guidelines are recommended:



- Let the path length between the protected lines and the TESDL3V3U1051M5 minimize.
- Place the TESDL3V3U1051M5 near the input terminals or connectors to restrict transient coupling.
- The ESD current return path to ground should be kept as short as possible.
- Use ground planes whenever possible.

**Fig.1 ESD protection by TESDL3V3U1051M5**



**PACKAGE OUTLINE DIMENSIONS**

**SOD-523F**



MARKING DIAGRAM

Z E = MARKING CODE

**SUGGESTED PAD LAYOUT**

NOTES: UNLESS OTHERWISE SPECIFIED

1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
3. PACKAGE OUTLINE REFERENCE: EIAJ ED-7500A, SC-79.
4.  $\triangle$  MOLDED PLASTIC BODY LATERAL DIMENSIONS DO NOT INCLUDE MOLD FLASH.
5. DWG NO. REF: HQ2SD07-SOD523F-047 REV A.